

Refine Search

Search Results -

Term	Documents
(4 AND 8).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22
(L8 AND L4).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	22

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

L9

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Monday, May 10, 2004 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u> <u>Query</u> side by side	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>		
L9 L8 and l4	22	L9
L8 (predict\$6 or foreseen or foresee\$1 or determin\$7 or time or speculat\$4) near6 execut\$3 near6 (activat\$5	188	L8

	or enabl\$3) and (very near1 large or vliw) and format		
<u>L7</u>	L6 and l4	149	<u>L7</u>
	(predict\$6 or foreseen or foresee\$1 or determin\$7 or		
<u>L6</u>	time or speculat\$4) near6 execut\$3 and (very near1	4478	<u>L6</u>
	large or vliw) and format		
	<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>		
<u>L5</u>	L4 and l1	101	<u>L5</u>
<u>L4</u>	(712/23-24)[CCLS]	831	<u>L4</u>
	<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES;</i>		
	<i>OP=OR</i>		
	(determin\$7 or predict\$5 or speculat\$5) near5		
<u>L3</u>	execut\$3 and (very near1 large or vliw) near15 format	15	<u>L3</u>
	near15 encod\$3		
<u>L2</u>	stage\$1 near8 execut\$3 and (very near1 large or vliw)	15	<u>L2</u>
	near15 format near15 encod\$3		
<u>L1</u>	stage\$1 near8 execut\$3 and (very near1 large or vliw)	861	<u>L1</u>
	and format		

END OF SEARCH HISTORY

Refine Search

Search Results -

Term	Documents
VLIW	2334
VLIWS	106
ENCOD\$3	0
ENCOD	161
ENCODA	2
ENCODAL	2
ENCODATA	1
ENCODBR	1
ENCODCD	3
ENCODCE	1
ENCODCR	6
(VLIW NEAR8 ENCOD\$3 AND EXECUT\$3 NEAR7 (PREDICT\$6 OR DETERMIN\$7)).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	40

There are more results than shown above. [Click here to view the entire set.](#)

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

Search:

(vliw or very nnear1 large near1
instruction)

Refine Search

Recall Text

Clear

Interrupt

Search History

DATE: Monday, May 10, 2004 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

Hit Count Set Name

result set

DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR

<u>L5</u>	vliw near8 encod\$3 and execut\$3 near7 (predict\$6 or determin\$7)	40	<u>L5</u>
<u>L4</u>	vliw and encod\$3 and execut\$3 near7 (predict\$6 or determin\$7)	345	<u>L4</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>			
<u>L3</u>	L2	1	<u>L3</u>
<u>L2</u>	5951674.pn. and encod\$3	1	<u>L2</u>
<u>L1</u>	5560028.pn. and encod\$3	1	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Term	Documents
(6 AND 8).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	15
(L8 AND L6).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	15

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L9

Refine Search

Recall Text

Clear

Interrupt

Search History

 DATE: Monday, May 10, 2004 [Printable Copy](#) [Create Case](#)

<u>Set</u> <u>Name</u>	<u>Query</u>	<u>Hit</u> <u>Count</u>	<u>Set</u> <u>Name</u> result set
side by side			
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L9</u>	L8 and l6	15	<u>L9</u>
<u>L8</u>	(very near1 large near1 instruction or vliw) near6 encod\$3 and (activat\$3 or enabl\$3 or trig\$5)	41	<u>L8</u>
<u>L7</u>	(very near1 large near1 instruction or vliw) near6 encod\$3 near20 (activat\$3 or enabl\$3 or trig\$5)	1	<u>L7</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=OR</i>			
<u>L6</u>	l4 or l5	492	<u>L6</u>
<u>L5</u>	(712/300)[CCLS]	282	<u>L5</u>
<u>L4</u>	(712/24)[CCLS]	211	<u>L4</u>
<u>L3</u>	(712/24)![CCLS]	211	<u>L3</u>
<i>DB=USPT; PLUR=YES; OP=OR</i>			
<u>L2</u>	(712/300)[CCLS]	257	<u>L2</u>

L1 (712/300)! [CCLS]

2 L1

END OF SEARCH HISTORY

Search Forms

Search Results

Help

User Searches

Preferences

Generate Collection

Print

Fwd Refs

Bkwd Refs

Logout

Generate OACS

Hit List

Search Results - Record(s) 1 through 20 of 27 returned.

☐ 1. Document ID: US 20040073773 A1

Using default format because multiple data bases are involved.

L14: Entry 1 of 27

File: PGPB

Apr 15, 2004

PGPUB-DOCUMENT-NUMBER: 20040073773

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040073773 A1

TITLE: Vector processor architecture and methods performed therein

PUBLICATION-DATE: April 15, 2004

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Demjanenko, Victor	Pendleton	NY	US	

US-CL-CURRENT: 712/7; 712/23

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 2. Document ID: US 20040059894 A1

L14: Entry 2 of 27

File: PGPB

Mar 25, 2004

PGPUB-DOCUMENT-NUMBER: 20040059894

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20040059894 A1

TITLE: Process for running programs on processors and corresponding processor system

PUBLICATION-DATE: March 25, 2004

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Rovati, Fabrizio Simone	Cinisello Balsamo		IT	
Borneo, Antonio Maria	Matera		IT	

Pau, Danilo Pietro

Sesto San Giovanni

IT

US-CL-CURRENT: 712/210; 712/23, 712/24, 712/35

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 3. Document ID: US 20030212878 A1

L14: Entry 3 of 27

File: PGPB

Nov 13, 2003

PGPUB-DOCUMENT-NUMBER: 20030212878

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030212878 A1

TITLE: Scaleable microprocessor architecture

PUBLICATION-DATE: November 13, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Ting, Chen-Hanson	San Mateo	CA	US	

US-CL-CURRENT: 712/23; 712/202

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 4. Document ID: US 20030079109 A1

L14: Entry 4 of 27

File: PGPB

Apr 24, 2003

PGPUB-DOCUMENT-NUMBER: 20030079109

PGPUB-FILING-TYPE: new

DOCUMENT-IDENTIFIER: US 20030079109 A1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

PUBLICATION-DATE: April 24, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Pechanek, Gerald G.	Cary	NC	US	
Revilla, Juan Guillermo	Austin	TX	US	
Barry, Edwin F.	Vilas	NC	US	

US-CL-CURRENT: 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 5. Document ID: US 20030023830 A1

L14: Entry 5 of 27

File: PGPB

Jan 30, 2003

PGPUB-DOCUMENT-NUMBER: 20030023830
PGPUB-FILING-TYPE: new
DOCUMENT-IDENTIFIER: US 20030023830 A1

TITLE: Method and system for encoding instructions for a VLIW that reduces instruction memory requirements

PUBLICATION-DATE: January 30, 2003

INVENTOR-INFORMATION:

NAME	CITY	STATE	COUNTRY	RULE-47
Hogenauer, Eugene B.	San Carlos	CA	US	

US-CL-CURRENT: 712/24

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 6. Document ID: US 6721875 B1

L14: Entry 6 of 27

File: USPT

Apr 13, 2004

US-PAT-NO: 6721875
DOCUMENT-IDENTIFIER: US 6721875 B1

TITLE: Method and apparatus for implementing a single-syllable IP-relative branch instruction and a long IP-relative branch instruction in a processor which fetches instructions in bundle form

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 7. Document ID: US 6714961 B1

L14: Entry 7 of 27

File: USPT

Mar 30, 2004

US-PAT-NO: 6714961
DOCUMENT-IDENTIFIER: US 6714961 B1

TITLE: Multiple job signals per processing unit in a multiprocessing system

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 8. Document ID: US 6654870 B1

L14: Entry 8 of 27

File: USPT

Nov 25, 2003

US-PAT-NO: 6654870

DOCUMENT-IDENTIFIER: US 6654870 B1

TITLE: Methods and apparatus for establishing port priority functions in a VLIW processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 9. Document ID: US 6467036 B1

L14: Entry 9 of 27

File: USPT

Oct 15, 2002

US-PAT-NO: 6467036

DOCUMENT-IDENTIFIER: US 6467036 B1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 10. Document ID: US 6336178 B1

L14: Entry 10 of 27

File: USPT

Jan 1, 2002

US-PAT-NO: 6336178

DOCUMENT-IDENTIFIER: US 6336178 B1

TITLE: RISC86 instruction set

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 11. Document ID: US 6189088 B1

L14: Entry 11 of 27

File: USPT

Feb 13, 2001

US-PAT-NO: 6189088

DOCUMENT-IDENTIFIER: US 6189088 B1

TITLE: Forwarding stored data fetched for out-of-order load/read operation to over-taken operation read-accessing same memory location

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWMC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☒ 12. Document ID: US 6185671 B1

L14: Entry 12 of 27

File: USPT

Feb 6, 2001

US-PAT-NO: 6185671

DOCUMENT-IDENTIFIER: US 6185671 B1

TITLE: Checking data type of operands specified by an instruction using attributes in a tagged array architecture

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 13. Document ID: US 6173389 B1

L14: Entry 13 of 27

File: USPT

Jan 9, 2001

US-PAT-NO: 6173389

DOCUMENT-IDENTIFIER: US 6173389 B1

TITLE: Methods and apparatus for dynamic very long instruction word sub-instruction selection for execution time parallelism in an indirect very long instruction word processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 14. Document ID: US 6122721 A

L14: Entry 14 of 27

File: USPT

Sep 19, 2000

US-PAT-NO: 6122721

DOCUMENT-IDENTIFIER: US 6122721 A

TITLE: Reservation station for a floating point processing unit

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 15. Document ID: US 6065106 A

L14: Entry 15 of 27

File: USPT

May 16, 2000

US-PAT-NO: 6065106

DOCUMENT-IDENTIFIER: US 6065106 A

TITLE: Resuming normal execution by restoring without refetching instructions in multi-word instruction register interrupted by debug instructions loading and processing

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 16. Document ID: US 6026478 A

L14: Entry 16 of 27

File: USPT

Feb 15, 2000

US-PAT-NO: 6026478

DOCUMENT-IDENTIFIER: US 6026478 A

TITLE: Split embedded DRAM processor

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 17. Document ID: US 5878266 A

L14: Entry 17 of 27

File: USPT

Mar 2, 1999

US-PAT-NO: 5878266

DOCUMENT-IDENTIFIER: US 5878266 A

TITLE: Reservation station for a floating point processing unit

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 18. Document ID: US 5737561 A

L14: Entry 18 of 27

File: USPT

Apr 7, 1998

US-PAT-NO: 5737561

DOCUMENT-IDENTIFIER: US 5737561 A

TITLE: Method and apparatus for executing an instruction with multiple branching options in one cycle

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 19. Document ID: US 5659721 A

L14: Entry 19 of 27

File: USPT

Aug 19, 1997

US-PAT-NO: 5659721

DOCUMENT-IDENTIFIER: US 5659721 A

TITLE: Processor structure and method for checkpointing instructions to maintain precise state

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

☐ 20. Document ID: US 5655115 A

L14: Entry 20 of 27

File: USPT

Aug 5, 1997

US-PAT-NO: 5655115

DOCUMENT-IDENTIFIER: US 5655115 A

TITLE: Processor structure and method for watchpoint of plural simultaneous
unresolved branch evaluation

Full	Title	Citation	Front	Review	Classification	Date	Reference	Sequences	Attachments	Claims	KWIC	Draw D
------	-------	----------	-------	--------	----------------	------	-----------	-----------	-------------	--------	------	--------

[Clear](#)[Generate Collection](#)[Print](#)[Fwd Refs](#)[Bkwd Refs](#)[Generate OACS](#)

Term	Documents
(7 AND 11).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	27
(L11 AND L7).PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD.	27

Display Format: [Change Format](#)[Previous Page](#)[Next Page](#)[Go to Doc#](#)